



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/685,510	10/16/2003	Chia-Li Chen	BHT-3134-133	5079
7:	590 10/06/2005		EXAM	INER
TROXELL LAW OFFICE PLLC			GOLDEN, JAMES R	
SUITE 1404				·
5205 LEESBURG PIKE			ART UNIT	PAPER NUMBER
FALLS CHUR	CH, VA 22041		2187	

DATE MAILED: 10/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

1		
	Application No.	Applicant(s)
055	10/685,510	CHEN ET AL.
Office Action Summary	Examiner	Art Unit
	James Golden	2187
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet	with the correspondence address
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory per Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the ma earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN. 1.136(a). In no event, however, may a lod will apply and will expire SIX (6) MO tute, cause the application to become	IICATION. a reply be timely filed DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).
Status		
1)⊠ Responsive to communication(s) filed on 16	S October 2003.	
	his action is non-final.	
3) Since this application is in condition for allow	wance except for formal ma	atters, prosecution as to the merits is
closed in accordance with the practice unde	er Ex parte Quayle, 1935 C	D. 11, 453 O.G. 213.
Disposition of Claims		
4)⊠ Claim(s) <u>1-12</u> is/are pending in the applicati	on.	
4a) Of the above claim(s) is/are withd		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-12</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and	d/or election requirement.	
Application Papers		
9)⊠ The specification is objected to by the Exam	iner.	
10)⊠ The drawing(s) filed on 16 October 2003 is/a		objected to by the Examiner.
Applicant may not request that any objection to t		•
Replacement drawing sheet(s) including the corr	ection is required if the drawir	ng(s) is objected to. See 37 CFR 1.121(d).
11) The oath or declaration is objected to by the	Examiner. Note the attach	ed Office Action or form PTO-152.
Priority under 35 U.S.C. § 119		
12)⊠ Acknowledgment is made of a claim for forei	ign priority under 35 U.S.C.	§ 119(a)-(d) or (f).
a)⊠ All b)□ Some * c)□ None of:	J. ,	3 · · · - (-) (-) - · ()·
1.⊠ Certified copies of the priority docume	ents have been received.	
2. Certified copies of the priority docume		Application No
3.☐ Copies of the certified copies of the p		
application from the International Bure	eau (PCT Rule 17.2(a)).	-
* See the attached detailed Office action for a I	ist of the certified copies no	ot received.
Attachment(s)		
1) X Notice of References Cited (PTO-892)		v Summary (PTO-413)
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	_	o(s)/Mail Date f Informal Patent Application (PTO 152)
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/	(08) S) I Notice of	f Informal Patent Application (PTO-152)

DETAILED ACTION

The instant application 10/685510 has a total of 12 claims pending. There are 3 independent claims and 9 dependent claims.

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Drawings

- 2. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference characters not mentioned in the description: I of Figs. 2A, 2B, 4A, 4B, 7A, 7B and 7D; II of Figs. 2C, 4B, 4C, 7B, 7C and 7D; III of Figs. 4C, 7C and 7D. These are presumably the "first batch of data" etc. as referred to on page 3, lines 14-23 and elsewhere in the specification.
- 3. The drawings are objected to because "First Tier of Data Cache" and "Second Tier of Data Cache" of Fig. 5 are labeled 110 and 112 respectively, but referred to as 124 and 126 in the specification.
- 4. The drawings are objected to because data packet I of Figs. 7A-7D is not shown in Fig. 7C, but is shown in 7A, 7B and 7D.
- 5. Figs. 1, 2A, 2B and 2C should be designated by a legend such as --Prior Art--because only that which is old is illustrated. See MPEP § 608.02(g).

Art Unit: 2187

Ĩ.

6. Amendment to the specification to add and correct the reference characters in the description in compliance with 37 CFR 1.121(b) and corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office Action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Page 3

Specification

- 7. Applicant is reminded of the proper language and format for an abstract of the disclosure. The form and legal phraseology often used in patent claims, such as "means" and "said," should be removed.
- 8. The disclosure is objected to because of the following informalities: "become popular" (page 2, lines 8-10) should be corrected to read --are popular-- or --are becoming popular;-- "retrieves" (page 2, line 24) should be corrected to read --retrieve;-- other spelling and grammatical errors were noted, but will not be detailed here. The examiner respectfully requests that the applicant review the specification and make appropriate corrections.

Art Unit: 2187

Claim Objections

9. Claim 1 is objected to because of the following informalities: "a" in line 8 and "are" of line 10 are unnecessary and should be removed.

- 10. Claim 3 is objected to because of the following informalities: "transfer to" should be corrected to --transfer it to.--
- 11. Claim 5 is objected to because of the following informalities: "the second data caches" should most likely be corrected to --the second data cache.-- It should be noted that the limitation "the second data cache" in line 2 does not imply a first data cache, because it is only dependent on claim 2.
- 12. Claim 11 is objected to because of the following informalities: "said the storage capacity" should be corrected to --the storage capacity;-- if it were corrected to --said storage capacity,-- it would be rejected under 35 USC § 112, second paragraph.

Double Patenting

13. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Omum*, 686 F.2d 937, 214 USPQ 761 (CCPA

Art Unit: 2187

1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

14. Claims 2-6 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 2 and 6-8 of copending Application No. 10/685499.

Instant Application	Application No. 10/685499
2. A storage device capable of	A storage device available for
increasing transmission speed,	increasing storage capacity,
mainly comprising a controller and at least	comprising a controller and at least a solid-
a solid-state storage medium;	state storage medium;
said controller has an internal system	said controller having a system interface
interface that may be connected to an	connected to external system end,
external system end,	

Art Unit: 2187

a microprocessor that processes system a microprocessor processing system instructions; instructions, and a memory interface communicating and a memory interface that communicates with said solid-state with said solid-state storage medium; storage medium; wherein wherein: said controller has a data compression said storage device is featured with: a module data compression/decompression module with a data compression mechanism between said system interface and said is devised in said storage device and memory interface, and the data compression module compresses is designed to compress the raw data transferred via the system interface at an the original data transferred from the appropriate compression ratio into system interface in 1/N compression ratio under the control of the compressed data, microprocessor and then in order to increase data access speed. stores the compressed data into said

Art Unit: 2187

solid-state storage medium via said memory interface. 2. A storage device available for 3. The storage device capable of increasing storage capacity according to increasing transmission speed as in claim 1 wherein claim 2, wherein said storage device has a data said data compression/decompression decompression module between said module has an internal decompression system interface and said memory mechanism, interface; which is triggered by the microprocessor to said decompression module, under the control of said microprocessor, retrieves decompress the compressed data stored compressed data stored in said solid-state in said solid-state storage medium into original raw data and transfer it to the storage medium and decompresses it to original data to output. system end. 4. The storage device capable of 6. A storage device available for increasing transmission speed as in increasing storage capacity according to claim 2, wherein claim 2, wherein said storage device has a first data cache said storage device has the first data

Art Unit: 2187

memory interface.	
between said system interface and said	controller.
module is embedded in said controller and	data decompression module are in said
said data compression/ decompression	said data compression module and said
claim 2, wherein	claim 2, wherein
increasing transmission speed as in	increasing storage capacity according to
6. The storage device capable of	8. A storage device available for
	decompression module.
compression/decompression module.	compression module and said data
interface, microprocessor and data	interface, said microprocessor, said data
caches, which is wired to said memory	electrically connected to said memory
said controller has the second data	said controller has a second data cache
claim 2 wherein	claim 2, wherein
increasing transmission speed as in	increasing storage capacity according to
5. The storage device capable of	7. A storage device available for
	decompression module.
compression/decompression module.	compression module and said data
interface, microprocessor, and data	interface, said microprocessor, said data
cache, which is wired to said system	electrically connected to said system

Art Unit: 2187

15. Although the conflicting claims are not identical, they are not patentably distinct from each other.

Page 9

- 16. Claims 2 and 3 of the instant application conflict with claim 2 of Application No. 10/685449.
 - The instant application claims "a storage device capable of increasing transmission speed." This is not a limitation but an inherent effect of the claimed invention, as noted by applicant in Application No. 10/685449 (page 8, lines 3-5). Application No. 10/685449 claims "a storage device available for increasing storage capacity," which is also an inherent effect of the claimed invention. These effects are unpatentable and therefore cannot be used to differentiate the claims.
 - Claim 1 of Application No. 10/685449 does not explicitly claim a
 decompression module, but claim 2 does; for this reason, claim 1 of
 Application No. 10/685449 does not conflict with the instant application.
 - Claim 2 of the instant application implies a combined compression and decompression module, while Application No. 10/685449 allows these modules to be combined or separate. Application No. 10/685449 states that "any embodiment implemented with equivalent modifications...(e.g., separate said data compression module and said data decompression module from the controller) shall fall in the scope of the invention" (page 8, lines 17-21), so this is not a patentably distinct difference.

Art Unit: 2187

 A "compression module" inherently contains a "compression mechanism," so this mechanism is present in claim 2 of the instant application and claim 1 of Application No. 10/685449.

Page 10

- The instant application claims the compression/decompression module is "in said storage device" and Application No. 10/685449 claims the compression module is "between said system interface and said memory interface." The wiring scheme required to connect these components effectively makes "in" and "between" equivalent.
- Application No. 10/685449 claims the data is compressed in a "1/N compression ratio." The instant application claims the data is compressed "at an appropriate compression ratio," which is which is defined in the specification as "1/N, wherein 'N' depends on the compression algorithm used..." (page 8, lines 21-22).
- Application No. 10/685449 claims the device "stores the compressed data into said solid-state storage medium via said memory interface." The instant application does not explicitly claim this, but it is a "storage device" and has a solid-state storage medium, so the compressed data must be stored there.
- A "decompression module" inherently contains a "decompression mechanism," so this mechanism is present in claim 3 of the instant application and claim 2 of Application No. 10/685449.
- 17. **Claim 4** of the instant application directly conflicts with claim 6 of Application No. 10/685449.

Art Unit: 2187

18. Claim 5 of the instant application directly conflicts with claim 7 of Application No. 10/685449.

- 19. **Claim 6** of the instant application conflicts with claim 8 of Application No. 10/685449.
 - As noted above in paragraph 16, "in" and "between have equivalent meanings because of the wiring scheme required to connect these components effectively.
- 20. Therefore, it would be obvious to a person of ordinary skill in the art that claims 2-6 in the instant application and claims 2 and 6-8 in Application No. 10/685449 claim the same structure differentiated only by unpatentable inherent effects.
- 21. This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Claim Rejections - 35 USC § 112

- 22. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 23. Claims 4 and 5 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 24. Claim 4 recites the limitation "the first data cache" in lines 2-3. There is insufficient antecedent basis for this limitation in the claim. This rejection could be overcome by correcting this phrase to read --a first data cache.--

Art Unit: 2187

25. Claim 5 recites the limitation "the second data cache" in lines 2-3. There is insufficient antecedent basis for this limitation in the claim. This rejection could be overcome by correcting this phrase to read --a second data cache.--

Claim Rejections - 35 USC § 102

26. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless – (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

- 27. Claims 1-6 are rejected under 35 U.S.C. 102(b) as being anticipated by Pattisam et al. (US 5,357,614).
- 28. With respect to claim 1, Pattisam et al. disclose a storage device (20 of Fig. 3) capable of increasing transmission speed (inherent effect of compressed data controller of Pattisam et al.), comprising
 - a controller (20 of Fig. 3) and
 - at least a solid-state storage medium (240 of Fig. 3);
 - said controller has an internal system interface that may be connected to
 - o an external system end (communications lines 205 and 206 of Fig. 3),
 - a microprocessor that processes system instructions (230 of Fig. 3),
 - and a memory interface that communicates with said solid-state storage medium (215 of Fig. 3);
 - wherein said storage device is featured with:

Art Unit: 2187

 a plurality of data caches is devised between said system interface and said memory interface (210, 211 and 250 of Fig. 3);

- said data caches are designed in tiers, wherein the first tier of data cache (210 of Fig. 3) and the second tier of data cache (211 of Fig. 3)
 - o perform data receiving and transfer alternatively to implement parallel data transmission between said system interface and said memory interface (column 11, lines 65-69 column 12, lines 1-17).
- 29. **With respect to claim 2**, Pattisam et al. disclose a storage device (20 of Fig. 3) capable of increasing transmission speed (inherent effect of compressed data controller of Pattisam et al.), mainly comprising
 - a controller (20 of Fig. 3) and
 - at least a solid-state storage medium (240 of Fig. 3);
 - said controller has an internal system interface that may be connected to
 - o an external system end (communications lines 205 and 206 of Fig. 3),
 - o a microprocessor that processes system instructions (230 of Fig. 3), and
 - o a memory interface that communicates with said solid₁state storage medium (215 of Fig. 3);
 - wherein said storage device is featured with:
 - o a data compression/decompression module (222 of Fig. 3; decompression function detailed in column 17, lines 26-31) with
 - a data compression mechanism is devised in said storage device and is
 designed to compress the raw data transferred via the system interface at

Art Unit: 2187

an appropriate compression ratio into compressed data (column 12, lines 33-35),

 in order to increase data access speed (inherent effect of a compression controller).

30. With respect to claim 3, Pattisam et al. disclose

- the storage device capable of increasing transmission speed as in claim 2 (see above paragraph 29),
- wherein said data compression/decompression module has an internal decompression mechanism (column 17, lines 26-31), which is triggered by the microprocessor to decompress the compressed data stored in said solid-state storage medium into original raw data and transfer to the system end (column 17, lines 26-31).

31. With respect to claim 4, Pattisam et al. disclose

- the storage device capable of increasing transmission speed as in claim 2 (see above paragraph 29),
- wherein said storage device has the first data cache (210 of Fig. 3), which is wired to
 - o said system interface (206 of Fig. 3),
 - o microprocessor (indirectly through 211 and 216 of Fig. 3), and
 - o data compression/decompression module (212 of Fig. 3).

32. With respect to claim 5, Pattisam et al. disclose

Art Unit: 2187

 the storage device capable of increasing transmission speed as in claim 2 (see above paragraph 29)

- wherein said controller has the second data cache (211 of Fig. 3), which is wired
 to
 - o said memory interface (connection between 211 and 215 of Fig. 3),
 - o microprocessor, (indirectly through 216 of Fig. 3) and
 - o data compression/decompression module (212 of Fig. 3).
- 33. With respect to claim 6, Pattisam et al. disclose
 - the storage device capable of increasing transmission speed as in claim 2 (see above paragraph 29),
 - wherein said data compression/decompression module (222 of Fig. 3) is
 - o embedded in said controller (20 of Fig. 3) and
 - between said system interface (205 and 206 of Fig. 3) and said memory interface (215 of Fig. 3).

Claim Rejections - 35 USC § 103

- 34. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 35. Claims 7-9 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pattisam et al. (US 5,357,614.

Page 16

Application/Control Number: 10/685,510

Art Unit: 2187

36. With respect to claim 7, Pattisam et al. disclose a storage device capable of increasing transmission speed, mainly comprising

- a controller (20 of Fig. 3) and
- at least a solid-state storage medium (240 of Fig. 3);
- said controller has
 - an internal system interface that may be connected to an external system
 end (communications lines 205 and 206 of Fig. 3),
 - o a microprocessor that processes system instructions (230 of Fig. 3), and
 - a memory interface that communicates with said solid-state storage medium (215 of Fig. 3);
- wherein said storage device is featured with:
 - a data compression/ decompression module (222 of Fig. 3;
 decompression function detailed in column 17, lines 26-31) is devised
 between said system interface and said memory interface and
 - o is used to compress the raw data transferred via said system interface into compressed data (column 12, lines 33-35) to increase the data transmission speed in said storage device (inherent effect of a compression controller);
- a front-end data cache area comprising multi-tiered system-end data caches
 (210 and 211 of Fig. 3) is devised between said data compression module and
 said system interface and is designed into a multi-tiered structure;

Art Unit: 2187

wherein every tier of system-end data cache and its next tier of system-end data cache receive and transfer data alternatively in parallel to implement parallel raw data transmission between said data compression/decompression module and said system interface (column 11, lines 65-69 – column 12, lines 1-17);

 a rear-end data cache area comprising multi-tiered memory data caches is devised between said data compression module and said memory interface and is designed into a multi-tiered structure (250 of Fig. 3).

Pattisam et al. do not disclose explicitly the rear-end data cache area wherein every tier of memory data cache and its next tier of memory data cache receive and transfer data alternatively in parallel to implement parallel compression data transmission between said data compression/decompression module and said memory interface.

However, Pattisam et al. disclose parallel compression data transmission for the front-end cache area (column 11, lines 65-69 – column 12, lines 1-17).

At the time of the invention, it would have been obvious to a person ordinary skill in the art to apply the parallel transmission of the front-end buffers to the rear-end buffers. The motivation for doing so would have been because "double buffers provide the flexibility needed to accommodate the different data rates into and out of the buffers while maintaining an overall high throughput by minimizing any wait time that may be incurred while waiting to transfer data" (column 12, lines 22-26) from the compression module to the solid-state memory.

Art Unit: 2187

Therefore, it would have been obvious to modify Pattisam et al. in view of their own teachings for the benefit of a data compression controller with both front-end and rear-end double buffers to obtain the invention as specified in claim 7.

- 37. **With respect to claim 8**, Pattisam et al. disclose the storage device capable of increasing transmission speed as in claim 7 (see above paragraph 36), wherein
 - said data compression/decompression module has a decompression mechanism (222 of Fig. 3), which is triggered by the microprocessor to decompress the compressed data in the solid-state storage medium into original raw data and transfer the raw data to the external system end (column 17, lines 26-31).
- 38. **With respect to claim 9**, Pattisam et al. disclose the storage device capable of increasing transmission speed as in claim 7 (see above paragraph 36), wherein
 - said data compression/decompression module is embedded in said controller
 (222 of Fig. 3 is embedded in 20 of Fig. 3).
- 39. **With respect to claim 12**, Pattisam et al. disclose the storage device capable of increasing transmission speed as in claim 8 (see paragraph 37 above), wherein
- said data compression/decompression module is embedded in said controller
 (222 of Fig. 2 is embedded in 20 of Fig. 3).
- 40. **Claims 10 and 11** are rejected under 35 U.S.C. 103(a) as being unpatentable over Pattisam et al (US 5,357,614) as applied to claim 7 above in paragraph 36 and further in view of Chung (US 6,937,276).
- 41. With respect to claim 10, Pattisam et al. disclose

Art Unit: 2187

 the storage device capable of increasing transmission speed as in claim 7 (see above paragraph 36).

Pattisam et al. do not disclose the storage device of claim 7 wherein the storage capacity of said rear-end data caches is equal to that of the front-end data caches.

Chung discloses a compression device wherein

- the storage capacity of a rear-end data cache (71 of Fig. 4)
- is equal to that at the front-end data cache (73 of Fig. 4) (column 5, lines 26-38 describe how "The compression algorithm will typically afford compression ratios of 50%, so that two megabytes of initial image information 67i generates but one megabyte of secondary image information... This secondary image information 67s is then stored in a frame buffer 73...For this example, then, the frame buffer should be at least one megabyte in size," which includes a buffer of two megabytes and, therefore, a rear-end cache with storage capacity equal to that of the front-end cache).

Pattisam et al. and Chung are analogous art because they are from the same field of endeavor, namely data compression and storage.

At the time of invention it would have been obvious to a person of ordinary skill in the art to combine Chung's rear-end buffer with a storage capacity equal to that of the front-end buffer with the data compression controller with parallel front-end and rear-end buffers of Pattisam et al. According to Chung, the motivation for doing so would have been because "the frame buffer 73 must have a memory size of at least r bits, [where r bits is the size of the secondary, compressed image data; column 5, lines 24-25] and

Art Unit: 2187

ideally a size that is at least slightly larger than r bits to accommodate for any variations in the compression ratios of the initial image information" (column 5, lines 33-36). If the data cannot be compressed, a rear-end buffer equal in storage capacity to the front-end buffer is needed to hold all of the data.

Therefore, it would have been obvious to combine Chung with Pattisam et al. for the benefit of a data compression controller with rear-end caches with a storage capacity equal to that of the front-end caches.

42. With respect to claim 11, Pattisam et al. disclose

 the storage device capable of increasing transmission speed as in claim 7 (see above paragraph 36).

Pattisam et al. do not disclose the storage device of claim 7 wherein the storage capacity of said rear-end data caches may be smaller than that of the front-end data caches according to the compression ratio.

Chung discloses

a compression device wherein the storage capacity of a rear-end data cache (71 of Fig. 4) is smaller than that at the front-end data cache (73 of Fig. 4) according to the compression ratio (column 5, lines 26-38 describe how "The compression algorithm will typically afford compression ratios of 50%, so that two megabytes of initial image information 67i generates but one megabyte of secondary image information... This secondary image information 67s is then stored in a frame buffer 73...For this example, then, the frame buffer should be at least one megabyte in size").

Art Unit: 2187

Pattisam et al. and Chung are analogous art because they are from the same field of endeavor, namely data compression and storage.

At the time of invention it would have been obvious to a person of ordinary skill in the art to combine Chung's rear-end buffer with a storage capacity equal to that of the front-end buffer with the data compression controller of Pattisam et al. The motivation for doing so would have been because "the memory requirements of the frame buffer can thus be correspondingly reduced, which leads to less expensive component costs" (column 3, lines 41-44).

Therefore, it would have been obvious to combine Chung with Pattisam et al. for the benefit of a data compression controller with rear-end caches with a storage capacity smaller than that of the front-end caches according to the compression ratio.

Conclusion

- 43. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - US 6,847,315 teaches a compressed main memory with multiple caches for the compression controller;
 - US 6,446,145 teaches a compression controller with a single cache exclusively for writing to main memory between the system interface and the compression/decompression module;
 - US 6,145,069 teaches a compression controller with a single cache between the system interface and compression/decompression module;

Art Unit: 2187

 US 2004/0015660 teaches a compression controller with a single cache between a network interface and compression/decompression module.

- 44. Per the instant office action, claims 1-12 have received a first action on the merits and are the subject of a first action non-final.
- 45. Any inquiry concerning this communication or earlier communications from the examiner should be directed to James R. Golden whose telephone number is 571-272-5628. The examiner can normally be reached on Monday-Friday, 8:30 AM 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, Donald Sparks, the examiner's supervisor, can be reached on 571-272-4201. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

James R. Golden Assistant Examiner Art Unit 2187

September 22, 2005

DONALD SPARKS
SUPERVISORY PATENT EXAMINER